The Gold Standard for Accurate Parasitic Extraction and Signal Integrity Solutions

 

 

Contact: Jerry Tallinger
VP Marketing & Sales, OEA
(408) 738-5972

 

FIRST RAM ARRAY DESIGN AND OPTIMIZATION TOOL

Santa Clara, CA - DAC, June 1999 - OEA International, Inc. announces the first release of "RAM Designerä ", a unique program for the fast design, analysis and optimization of high performance SRAM arrays. Using the SPICE circuit of the RAM cell and control circuits, the designer can quickly configure the array and analyze any RAM cell location. When compared to manual methods, RAM Designer drastically reduces the time required for setting up the complex analysis and eliminates the errors encountered with creating SPICE circuits and analyzing RAM array and peripheral circuits. Linked closely with SPICE, waveforms at critical points in the circuit are easily displayed and read/write cycle timing given. RAM Designer takes cell SPICE circuits from the OEA CELL-AN tool or any other RCLK extraction tool.

Robust Graphical Interface
One of the problems with designing SRAM arrays is the hours of editing files or dealing with layout and extraction systems. RAM Designer streamlines this process with an easy to use graphical user interface to setup SPICE simulations and quickly analyze waveform results.

Fast What-If Analysis for Easy Optimization
In one analysis mode, the read and write cycle timing can be analyzed in detail for user specified key memory locations in the array. Speed of operation can be calculated and what-if analysis can be done by substituting in other circuits for the sense amplifier, data bus driver, word line driver, or pre-charge circuits. In another analysis mode, crosstalk and power line noise can be analyzed.

Pricing, Platforms and Availability:
RAM Designer runs on all popular Sun and IBM workstations. Available for Beta Site delivery with pricing information upon request.

Other Related OEA International Products:
TECH-ANä - An IC process statistical analysis tool that statistically preprocesses technology data for floorplanners, routers and other extraction tools.

CELL-ANä – A three-dimensional level SPICE extraction that generates a cell or macro sub-circuit with significant RC, S/D resistances and geometry dependent transistor SPICE models.

Company Profile:

OEA International, Inc. designs and licenses state-of-the-art signal integrity software for the electronic design automation (EDA) industry. OEA's software is designed to be extremely high performance and handle very complex models with a high degree of accuracy. OEA products are used to substantially increase engineering productivity and first time success in the design of interconnect and packaging technologies for sophisticated electronic systems and integrated circuits.

METAL, HENRY, PLWS, NET-AN, CELL-AN, TECH-AN, P-GRID, P-PLAN, SPIRAL, Cheetah II, RAM Designer, CLOCK Designer, and RING Designer are trademarks of OEA International, Inc.

HOME | ABOUT | PRODUCTS
Y2K | INFO REQUEST | SALES | CONTACTS
© Copyright 2009, OEA International, Inc
All Rights Reserved